

PIPELINED INSTRUCTION DISPATCH UNIT
IN A SUPERSCALAR PROCESSOR
Marc Tremblay

5

ABSTRACT OF THE DISCLOSURE

A pipelined instruction dispatch or grouping circuit allows instruction dispatch decisions to be made over multiple processor cycles. In one
10 embodiment, the grouping circuit performs resource allocation and data dependency checks on an instruction group, based on a state vector which includes representation of source and destination registers of instructions within said instruction group and
15 corresponding state vectors for instruction groups of a number of preceding processor cycles.

09533097-080299
662080-2603560